

IN THE CLAIMS

- 1 1. (previously presented) A content addressable memory (CAM) system comprising:  
2 a first CAM device having a priority number output, a first enable input, a CAM core to  
3 output a local match address, and a cascade logic circuit to output the local match  
4 address from the first CAM device in response to assertion of a first enable signal at  
5 the first enable input;  
6 a second CAM device having a priority number input and an enable output coupled to the  
7 priority number output and the first enable input, respectively, of the first CAM  
8 device, the second CAM device further having a priority number output and an  
9 enable input; and  
10 a third CAM device having a priority number input and an enable output coupled to the  
11 priority number output and the enable input, respectively, of the second CAM device.
- 1 2. (original) The system of claim 1 wherein the first CAM device additionally has a second  
2 enable input coupled to the enable output of the third CAM device.
- 1 3. (previously presented) The system of claim 1 further comprising an output bus coupled to  
2 each of the first, second and third CAM devices, and wherein the cascade logic circuit of  
3 the first CAM device is configured to output the match address onto the output bus in  
4 response to assertion of the first enable signal.
- 1 4. (previously presented) The system of claim 3 wherein the third CAM device comprises:  
2 a CAM core to output a local match address and a local priority value in response to a  
3 compare instruction; and

4 a cascade logic circuit coupled to receive the local priority value from the CAM core and a  
5 remote priority value via the priority number input of the third CAM device, the  
6 cascade logic circuit being configured to assert a second enable signal via the enable  
7 output of the third CAM device if the remote priority value has a higher priority than  
8 the local priority value and to enable the local match address to be output onto the  
9 output bus if the local priority value has a higher priority than the remote priority  
10 value.

1 5. (previously presented) The system of claim 3 wherein the second CAM device comprises:  
2 a CAM core to output a local match address and a local priority value in response to a  
3 compare instruction; and  
4 a cascade logic circuit coupled to receive the local priority value from the CAM core and a  
5 remote priority value via the priority number input of the second CAM device, the  
6 cascade logic circuit being configured to assert the first enable signal via the enable  
7 output of the second CAM device if the remote priority value has a higher priority  
8 than the local priority value and to enable the local match address to be output onto  
9 the output bus if (1) the local priority value has a higher priority than the remote  
10 priority value and (2) if a second enable signal is received via the enable input of the  
11 second CAM device.

1 6. (previously presented) The system of claim 5 wherein the cascade logic circuit of the  
2 second CAM device is further configured to output the remote priority value via the  
3 priority number output of the second CAM device if the remote priority value has a higher  
4 priority than the local priority value and to output the local priority value via the priority  
5 number output of the second CAM device if the local priority value has a higher priority

than then remote priority value.

7. (previously presented) The system of claim 3 wherein the CAM core of the first CAM device comprises circuitry to output a local priority value that corresponds to the local match address and wherein the cascade logic circuit includes circuitry to receive the local priority value from the CAM core of the first CAM device and to output the local priority value via the priority number output of the first CAM device.

8. (previously presented) The system of claim 1 further comprising an output bus coupled to each of the first, second and third CAM devices, and wherein the first CAM device additionally has a second enable input coupled to the enable output of the third CAM device, and wherein the cascade logic circuit includes circuitry to output the local match address onto the output bus in response to assertion of the first enable signal if a second enable signal is received via the second enable input of the first CAM device.

9. (original) A content addressable memory (CAM) system comprising:  
a first CAM device to output a first priority value;  
a second CAM device coupled to receive the first priority value from the first CAM device and configured to output, as a winning priority value, a highest priority one of the first priority value and a second priority value; and  
a third CAM device coupled to receive the winning priority value from the second CAM device and configured to output a first enable signal to the second CAM device if the winning priority value has a higher priority than a third priority value.

10. (original) The system of claim 9 further comprising an enable line coupled between the

2 second and third CAM devices to conduct the first enable signal from the third CAM  
3 device to the second CAM device, and wherein the enable line is additionally coupled to  
4 the first CAM device to conduct the first enable signal thereto.

1 11. (original) The system of claim 10 wherein the second CAM device is further configured to  
2 output a second enable signal to the first CAM device if the first priority value is the  
3 winning priority value.

1 12. (original) The system of claim 9 wherein the second CAM device is further configured to  
2 output a second enable signal to the first CAM device if (1) the first priority value is the  
3 winning priority value and (2) the first enable signal is output by the third CAM device.

1 13. (original) The system of claim 9 wherein the first CAM device includes a first CAM core  
2 to generate a first match address that corresponds to the first priority value, the second  
3 CAM device includes a second CAM core to generate a second match address that  
4 corresponds to the second priority value, and the third CAM device includes a third CAM  
5 core to generate a third match address that corresponds to the third priority value.

1 14. (original) The system of claim 13 wherein the third CAM device is further configured to  
2 output the third match address onto an output bus if the third priority value has a higher  
3 priority than the winning priority value.

1 15. (original) The system of claim 14 wherein the second CAM device is further configured to  
2 output the second match address onto the output bus if the third CAM device outputs the  
3 first enable signal and the second priority value is the winning priority value.

1 16. (original) The system of claim 15 wherein the first CAM device is coupled to receive the  
2 first enable signal from the third CAM device, and wherein the second CAM device is  
3 further configured to output a second enable signal to the first CAM device if the first  
4 priority value is the winning priority value, and wherein the first CAM device is further  
5 configured to output the third match address onto the output bus if (1) the first CAM device  
6 outputs the first enable signal and (2) the second CAM device outputs the second enable  
7 signal.

1 17. (original) The system of claim 14 wherein the second CAM device is further configured to  
2 output a second enable signal to the first CAM device if the third CAM device outputs the  
3 first enable signal and the first priority value is the winning priority value, and wherein the  
4 first CAM device is further configured to output the third match address onto the output  
5 bus in response to the second enable signal.

1 18. (previously presented) The system of claim 13 wherein each of the first, second and third  
2 CAM cores comprises a respective CAM array and a respective priority number storage  
3 circuit and is configured to:  
4 compare a first comparand value with contents of the CAM array to identify one or more  
5 local priority values within the priority number storage circuit;  
6 output a highest priority one of the one or more local priority values from the priority  
7 number storage circuit; and  
8 generate a match address that identifies a storage location within the CAM array that  
9 corresponds to the highest priority one of the one or more local priority values.

1 19. (previously presented) The system of claim 18 wherein the highest priority one of the one  
2 or more local priority values output from the priority number storage circuit of the first  
3 CAM core constitutes the first priority value, the highest priority one of the one or more  
4 local priority values output from the priority number storage circuit of the second CAM  
5 core constitutes the second priority value, and the highest priority one of the one or more  
6 local priority values output from the priority number storage circuit of the third CAM core  
7 constitutes the third priority value.

1 20. (previously presented) The CAM device of claim 18 wherein each of the first, second and  
2 third CAM cores comprises match lines coupled between the CAM array and the priority  
3 number storage circuit, each match line corresponding to a respective row of CAM cells  
4 within the CAM array; and wherein each of the first, second and third CAM cores is further  
5 configured to generate match signals on the match lines according to whether contents of  
6 the corresponding rows of CAM cells match the comparand value, the match signals  
7 identifying the one or more local priority values.

1 21. (original) A content addressable memory (CAM) device comprising:  
2 a CAM core to output a local priority number; and  
3 a cascade logic circuit coupled to the CAM core to receive the local priority number and  
4 having an input to receive at least one remote priority number from another CAM  
5 device, the cascade logic circuit being configured to compare the local priority  
6 number and the at least one remote priority number at one of a plurality of different  
7 times according to a control value.

1 22. (original) The CAM device of claim 21 further comprising a configuration circuit coupled  
2 to the cascade logic to provide the control value thereto.

1 23. (original) The CAM device of claim 22 wherein the configuration circuit comprises a  
2 programmable non-volatile storage to store a configuration value, the configuration value  
3 including one or more bits that correspond to the control value.

1 24. (original) The CAM device of claim 22 wherein the configuration circuit is a one-time  
2 programmable circuit.

1 25. (previously presented) The CAM device of claim 22 wherein the CAM core comprises an  
2 instruction decoder being coupled to the configuration circuit and configured to store  
3 configuration information within the configuration circuit in response to a configuration  
4 instruction from a host device, the configuration information including one or more bits  
5 that correspond to the control value.

1 26. (previously presented) The CAM device of claim 25 wherein the configuration instruction  
2 includes information that indicates a disposition of the CAM device within a hierarchy of  
3 interconnected CAM devices.

1 27. (original) The CAM device of claim 26 wherein the instruction decoder is configured to  
2 store, within the configuration circuit, configuration information that indicates the one of  
3 the plurality of different times in accordance with the disposition of the CAM device within  
4 the hierarchy of interconnected CAM devices.

1 28. (original) The CAM device of claim 21 further comprising an interface to receive the  
2 control value.

1 29. (original) The CAM device of claim 28 wherein the interface comprises one or more  
2 integrated circuit contacts.

1 30. (original) A content addressable memory (CAM) device comprising:  
2 a CAM core to generate a local priority value and corresponding match address; and  
3 a cascade logic circuit coupled to receive the local priority value from the CAM core and  
4 having an input to receive a first enable signal from a first other CAM device, the  
5 cascade logic circuit being configured to compare the local priority value with a  
6 remote priority value received from a second other CAM device and to output a  
7 second enable signal to the second other CAM device if the remote priority value has  
8 a higher priority than the local priority value, the cascade logic circuit being further  
9 configured to enable the match address to be output from the CAM device if (1) the  
10 local priority value has a higher priority than the remote priority value and (2) the  
11 first enable signal is in a first state.

1 31. (original) The CAM device of claim 30 further comprising a configuration circuit coupled  
2 to the cascade logic circuit to provide a control value thereto, and wherein the cascade logic  
3 is further configured to compare the local priority value with the remote priority value at a  
4 time indicated by the control value.

1 32. (original) The CAM device of claim 31 further comprising an instruction decoder coupled  
2 to the configuration circuit and configured to store a configuration value therein in



response to a configuration instruction from a host device, the configuration value including one or more bits that correspond to the control value.

33. (original) The CAM device of claim 31 wherein the cascade logic circuit is further configured to disable the match address from being output from the CAM device if remote priority value has a higher priority than the local priority value or if the first enable signal is in a second state.

34. (original) The CAM device of claim 31 further comprising an output driver to output the match address from the CAM device if a control signal generated by the cascade logic circuit is in a drive-enable state, the cascade logic circuit being further configured to generate the control signal in the drive-enable state if (1) the local priority value has a higher priority than the remote priority value and (2) the first enable signal is in the first state.

35. (original) A method of operation within a first content addressable memory (CAM) device, the method comprising:  
generating a local priority value and corresponding match address;  
comparing the local priority value with a remote priority value received from a second CAM device;  
outputting an enable signal to the second CAM device if the remote priority value has a higher priority than the local priority value; and  
outputting the match address from the first CAM device if the local priority value has a higher priority than the remote priority value and an enable signal is received from a third CAM device.

1 36. (original) The method of claim 35 wherein outputting the match address comprises  
2 outputting the match address onto an output bus coupled to the first CAM device, second  
3 CAM device and third CAM device.

1 37. (original) The method of claim 35 wherein comparing the local priority value with the  
2 remote priority value comprises comparing the local priority value with the remote priority  
3 value at one of a plurality of different times indicated by a control value.

1 38. (original) The method of claim 37 further comprising storing the control value in a  
2 configuration circuit of the first CAM device.

1 39. (original) The method of claim 38 wherein storing the control value in the configuration  
2 circuit comprises storing the control value in the configuration circuit in response to a  
3 command from a host device.

1 40. (original) A method of operation within a content addressable memory (CAM) system, the  
2 method comprising:  
3 outputting a first priority value from a first CAM device;  
4 comparing a second priority value with the first priority value within a second CAM device  
5 and outputting a highest priority one of the first and second priority values; and  
6 comparing a third priority value with the highest priority one of the first and second  
7 priority values within a third CAM device and, if the highest priority one of the first  
8 and second priority values has a higher priority than the third priority value,  
9 outputting a first enable signal from the third CAM device to the second CAM  
10 device.

1 41. (original) The method of claim 40 further comprising outputting a second enable signal  
2 from the second CAM device to the first CAM device if the first value has a higher priority  
3 than the second value.

1 42. (original) The method of claim 41 wherein outputting the second enable signal from the  
2 second CAM device to the first CAM device comprises outputting the second enable signal  
3 from the second CAM device to the first CAM device if (1) the first value has a higher  
4 priority than the second value and (2) the first enable signal is output from the third CAM  
5 device to the second CAM device.

1 43. (original) The method of claim 41 further comprising:  
2 generating a match address within the first CAM device, the match address corresponding  
3 to the first priority value; and  
4 outputting the match address onto a result bus coupled to the first, second and third CAM  
5 devices if the second enable signal is output from the second CAM device to the first  
6 CAM device.

1 44. (original) The method of claim 41 wherein outputting the first enable signal from the third  
2 CAM device to the second CAM device comprises outputting the first enable signal from  
3 the third CAM device to the first and second CAM devices.

1 45. (original) The method of claim 44 further comprising:  
2 generating a match address within the first CAM device, the match address corresponding  
3 to the first priority value; and  
4 outputting the match address onto a result bus coupled to the first, second and third CAM

5 devices if (1) the second enable signal is output from the second CAM device to the  
6 first CAM device and (2) the first enable signal is output from the third CAM device  
7 to the first CAM device.

1 46. (original) The method of claim 40 further comprising:  
2 generating a match address within the second CAM device, the match address  
3 corresponding to the second priority value; and  
4 outputting the match address onto a result bus coupled to the first, second and third CAM  
5 devices if (1) the first enable signal is output from the third CAM device to the  
6 second CAM device and (2) the second priority value has a higher priority than the  
7 first priority value.

1 47. (original) The method of claim 40 further comprising:  
2 generating a match address within the third CAM device, the match address corresponding  
3 to the third priority value; and  
4 outputting the match address onto a result bus coupled to the first, second and third CAM  
5 devices if the third priority value has a higher priority than the highest priority one of  
6 the first and second priority values.

1 48. (original) The method of claim 40 wherein each of first, second and third priority values  
2 comprises a respective N-bit value, N being an integer greater than one.

1 49. (original) The method of claim 40 wherein outputting a highest priority one of the first and  
2 second priority values comprises outputting a numerically lowest one of the first and  
3 second priority values.

1 50. (original) A content addressable memory (CAM) device comprising:  
2 means for generating a local priority value and corresponding match address;  
3 means for comparing the local priority value with a remote priority value received from a  
4 first other CAM device;  
5 means for outputting an enable signal to the first other CAM device if the remote priority  
6 value has a higher priority than the local priority value; and  
7 means for outputting the match address to an external signal path if the local priority value  
8 has a higher priority than the remote priority value and an enable signal is received  
9 from a second other CAM device